Applicant: Thomas D. FLETCHER

Serial No. 09/893,868

Response to Office Action mailed July 16, 2004

REMARKS

Claims 1, 4-17, and 19-38 are pending in this application. Claims 5, 10, 13-16, 19-25, 27-30, 32-33, and 36-38 have been amended. Claims 26 and 34 have been cancelled.

1. Reasons why the rejections under § 112 should be withdrawn

Independent claims 13 and 36 were rejected under § 112, and dependent claims 14 and 37-38 were rejected based on the independent claims.

Claim 5 has been amended to correct an error in antecedent basis. As to the feature of "Miller coupling," an article on the operation of VLSI circuits is included with this Amendment describing Miller coupling (see R. Ho, "A Primer on Noise in VLSI Systems," October, 2001, pg. 7). This article is one of countless examples of the use of the term by individuals in this art. Based on the above, Applicant submits that the phrase "Miller coupling" in claims 13 and 36 is definite and would be understood by a person of ordinary skill in this art. All recitations of the word "compliment" in the claims have been replaced with the word "complement." Reconsideration and withdrawal of the claims under 35 U.S.C. § 112, second paragraph is respectfully requested.

2. Reasons why the rejection of claims 1, 5 and 6 should be withdrawn

Claims 1, 5 and 6 were rejected under 35 U.S.C. § 102(b) as being anticipated by U.S. Patent No. 3,340,388 to Earle. Looking at claim 1, this claim recites among other features, first and second clock inputs where the second clock signal is delayed from the first clock signal. Such a feature is not shown in Fig. 2 of Earle in that the same clock signal is provided to each of the carry save adders (CSAs). No delay is shown or suggested by the Earle reference. Since a feature of the claims is missing

592597_1.DOC - 11 -

Applicant: Thomas D. FLETCHER

Serial No. 09/893,868

Response to Office Action mailed July 16, 2004

from the Earle reference, reconsideration and withdrawal of the rejection of claims 1, 5, and 6 under 35 U.S.C. § 102(b) is respectfully requested.

3. Reasons why the rejection of claims 16, 17, 19 and 20 should be withdrawn

Claims 16, 17, 19, and 20 were rejected under 35 U.S.C. § 102(e) as being anticipated by U.S. Patent No. 6,466,960 to Winters.

As amended, claim 16 recites a differential carry generate gate that has a first evaluation block and a second evaluation block that each have a plurality of transistors, "wherein each of the transistors in the first evaluation block and second evaluation block are part of a transistor stack, and wherein the number of transistors in each of said stacks is the same." It is also noted that independent claim 16 calls for the first evaluation block to be coupled to three true inputs and the second evaluation block to be coupled to three complement inputs.

In the Response to Arguments section, the Office Action contends that there are obvious errors in Fig. 3A of Winters. Applicant submits that the description at Col. 5, lines 18-55 and Fig. 3A are so replete with such alleged "errors" that it cannot be used properly for this rejection. Looking at Col. 5, lines 34-41, Winters describes the circuit of Fig. 3A to be used to perform the logic function of equation 8 (i.e., A XOR B XOR Cin; see Col.2, line 23). Given Fig. 3A and the description provided in Winters, one skilled in the art would not be led to the claimed invention. The changes that would need to be made to the description and drawing of Winters are excessive. First, the equation alluded to in the Office Action (AB+AB+BC) appears nowhere in Winters. Second, one of the "25" transistors is to be connected in a way different from that shown in the drawing. Third, one of the "26" transistors is to be connected in a way different from one of the "26" transistors is to be changed. Applicant submits that the Office Action is impermissively relying on the description of the present application to allegedly correct errors in a drawing that are described to implement a completely different function.

Applicant also notes that there is no evidence of a motivation to modify the prior art references to obtain the claimed invention. See, e.g., In re Zurko, 258 F.3d 1379,

582597_1.DDC - 12 -

Applicant: Thomas D. FLETCHER

Serial No. 09/893,868

Response to Office Action mailed July 16, 2004

1368 (Fed. Cir. 2001) (holding that an Examiner must "point to some concrete evidence in the record" of a motivation to combine or modify the references to support an obviousness rejection).

For at least these reasons, claims 16 is believed to be patentable. Claims 17 and 19-20 depend from claim 16 and are patentable for at least the same reasons as claim 16, as well as for additional limitations contained therein.

Reasons why claims 25, 33, and 35-38 are allowable 4.

Claims 25 and 33 have been amended to include the limitations of claims 26 and 34 respectively. Accordingly, these claims and those that depend from them should be allowed.

5. Conclusion

Applicant respectfully requests entry of the above amendments and favorable action in connection with this application. The Office is hereby authorized to charge any additional fees or credit any overpayments under 37 C.F.R. 1.16 or 1.17 to Kenyon & Kenyon Deposit Account No. 11-0600. The Examiner is invited to contact the undersigned at (202) 220-4310 to discuss any matter concerning this application.

Respectfully submitted,

Kenyon & Kenyon

Date: December 7, 2005

Shawn W. O'Dowd

Registration No. 34,687

(Attorney for Intel Corporation)

KENYON & KENYON 1500 K Street, N.W. Washington, D.C. 20005 Ph.:

(202) 220-4200

Fax.: (202) 220-4201

- 13 -

P.21/50

noise in VLSI systems A primer on

or, Are you sure this damn chip works?

o@vlsi.stanford.edu Ron Ho 10/9/01

P.22/50

ntroduction

have long vexed analog designers Physical noise sources

Stochastic in nature (e.g. thermal noise in resistors)

Why designers design "LNA"s and not simply "A"s

Relatively straight-forward verification

or cosmic strikes Except for alpha ig & growing problem for digital designers Deterministic noise a

f technology scaling An enfant terrible of Exacerbated by performance-noise tradeoffs

Extremely complicated verification

So many gates! So little time!

Must check for functional/reliability failures and timing escapes

Ron Ho, October 2001

Noise

Outline

Sources of deterministic noise

- Transistor noise sources

Capacitive coupling

Inductive coupling

Noise analysis

Templates and correct construction

- Static noise tools

IBM's Harmony / CadMOS's PacifIC

Future themes (?)

Ron Ho, October 2001

Noise


PAGE 23/50 * RCVD AT 12/7/2005 6:58:16 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/26 * DNIS:2738300 * CSID:14089757501 * DURATION (mm-ss):19-20

Deterministic gate noise: charge-sharing

Charge-sharing

oplifies performance vs. noise tradeoffs Dynamic logic exem

Helped somewhat by feedback devices (weak pFETs)



Not dramatically changing with technology scaling

falls; gets better if Cdiff reduced (e.g. SOI) Gets worse if V₄/V_{dd}


Ron Ho, October 2001

Noise


S

P.25/50

ate noise: charge-sharing Deterministic g



- Charge-sharing
- aplifies performance vs. noise tradeoffs Dynamic logic exerr
 - Helped somewhat by feedback devices (weak pFETs)



- ling with technology scaling Not dramatically chang
- falls; gets better if Cdiff reduced (e.g. SOI) Gets worse if V_t/V_{dd}

Ron Ho, October 2001

Noise


ic gate noise: leakage

Determinist

Charge-leakage

Dynamic gate phenomenon

Helped greatly by feedback devices




Leakage rises exponentially as V_t falls

evices' leakage adds up to lots of power Secondary effect: 109 d

supply noise Potential for more


Noise Ron Ho, October 2001

ate noise: Miller coupling Deterministic g



P.28/50


gate noise: supply noise



- Supply noise has two components
- bed dwnq DC IR drop from C4
- Gets worse farther from bump pad, eventually saturating
- Modelled as partially collapsed power supplies
- 81 noise from simultaneous switching events (at clock edges)

n cause failures

Transients that ca



Deterministic gate noise: supply noise 2

Most high-frequency power supply current from grid, not package

For fast switching edges, frequency content is high

30 pS t_{rise} is 5.3GHz • $f_{knee} =$

dance increased by skin effect $J_{knee} = \frac{2\pi t_{rise}}{C4}$ C4 package impe

Height of C4 balls (100 μ m) results in large current loop


C4 package impedance increased by loop inductance

power supply noise Leads to significant Scaling of power supply noise in the wrong direction

3 µm, saw 15%-20% more noise From 0.16µm to 0.1 supply impedance for constant noise 2x improvement in ise tools beyond bump-distance mapping Not well handled by no

Deterministic gate noise: propagated noise

- Propagated noise
- Noise residual through a single amplifying gate
- Affects static as well as dynamic gates
- Propagated noise is attenuated
- More easily modeled as a DC level, even though it's not



Deterministic wire noise: capacitive coupling


Simplest models assume no wire resistance

For local (small) blocks with short wires: local interconnect

Attacker node is a linear ramp

Noise on victim is a pulse with exponential tail

$$= R_{tr}(C_c + C_d + C_g + C_w)$$



Ron Ho, October 2001

Nois

PAGE 31/50 * RCVD AT 12/7/2005 6:58:16 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/26 * DNIS:2738300 * CSID:14089757501 * DURATION (mm-ss):19-20

P.32/50

12

DEC-07-2005 16:12

noise: capacitive coupling 2 Deterministic wire

Long wires have wire resistance

less pugnacious Attackers are often

less able to fend off attackers But victims are also

be approximated by peak =Peak noise model can


ullet $au_{att,vic}$ are the system time constants

typically from moment-matching models Time-domain solutions

Asymptotic waveform evaluation methods

P.33/50

Deterministic wire noise: Ccoup scaling




re noise: Ccoup scaling 2 Deterministic w

Capacitance per micron roughly constant

- $C = fringe (0.07 fF/\mu m) + 4 parallel plates$


g ratios to stay constant at Cc/Ct = 70% SIA projects couplin

either resistance or wire density will suffer Counting on ϵ , or



Deterministic wire noise: inductive noise

- use two types of noise Wire inductance can ca
- oot is not a big problem Ringing from oversh
- like LC tanks because they're distributed Wires cannot ring
- Overshoot is indicative of poor design -- catch with ERCs
- Ily a big problem Coupling is potential



in substrate (unlikely) Here, current returns Oversimplification!

Ron Ho, October 2001


Noise

(rising signal)

PAGE 35/50 * RCVD AT 12/7/2005 6:58:16 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/26 * DNIS:2738300 * CSID:14089757501 * DURATION (mm-ss):19-20

re noise: inductive noise 2 **Deterministic** wi

- n opposite direction as capacitive noise Inductive noise works in
- But it works over a much larger area
- A single wire can electrically affect only its immediate neighbors
- affect all wires inside its current loop It can magnetically
- Defined by the nearest current return path
- ermine how many potential attackers exist A good way to de



re noise: inductive noise 3 Deterministic w

rtant when Inductive noise is impo

- Wires are medium length (or else resistors dominate)
- bus with many attackers Wires are in a wide
- Not very many current return paths
- helps a lot! Differential wiring
- bines C and L noise Worst-case vector com
- Red = rising; Grey = falling; White = victim



- cenario cause a failure on a CPU

HP had this exact s

64b bus, no power lines within the bus 0.8µm PA-RISC,

4 re noise: inductive noise Deterministic wi

Calculating wire inductance is computationally expensive

icks to break chicken-egg problem Use mathematical tr

No closed-form models of inductive noise exist

of each situation to verify goodness Rely on simulations

A bigger problem is database explosion

Each L-extracted wire is 10x-100x the data as for C-extract

Cap extraction alone will need 1 TB of data today

Scaling?

L or M per unit length constant

scale down; constant noise n of $rac{\delta i}{\delta t}$ Both top and botton

Noise analysis

Three basic models of noise analysis

Template-based correct construction

Inexpensive analysis

Potentially expensive in design restrictions

Automated static simulation of noise

Expensive analysis

- What do you do when the tool returns millions of violations?

Design freedom

Prayer

lysis: template-based Noise ana

- analysis looks at representative circuits Template-based noise
- into the forms checked, you're golden If all your circuits fit
- correct by construction Your circuit is then
- Great for inductance noise checks
- complicated global wire extraction Avoid massive and
- n global layers to fall into templates Require all wiring or
 - nplate repeats across the chip e.g. M5 wiring ten



3 sigs ρpΛ 3 sigs Gnd Ciks Vdd

3 sigs

Gnd

- template can't fail, and stick with it Ensure wires in this
- imulation and extraction problem A much smaller s

KENYON KENYON

Noise analysis: template-based 2

Can also use for standard-cell-based design

- Combine all cells in pairs, one driving the other

- Simulate all worst-case noise vectors

e.g., low-skew NOR driving domino gate

Model external noise sources with fixed waveforms

Tends to be overpessimistic

- For small libraries and smaller designs

7

Ron Ho, October 2001

Nois

Noise analysis: static noise tools

Example of Cadence/CadMOS/IBM tool

Called "Harmony" at IBM, "Pacific" at CadMOS/Cadence

Used for noise checking on an S/390 CPU

Two tools, combined into one

Basic Harmony runs on macros (functional blocks)

An engine that simulates circuits for noise analysis

are small enough to ignore wire resistance Assumes blocks

Generates Rdriv and Cload ports at the block lOs

Global Harmony runs on the wires that connect the macros

An interconnect reduction engine for fast wire coupling sims

Noise

Ran Ho, October 2001

52

lysis: Macro Harmony ana Noise

Similar in concept to static timing analysis

structs directed graph Walks a netlist, con loops for a directed acyclic graph Breaks feedback

nnected FETs together for simulation Groups channel-co Prepares a transistor-level sim for each node, noise source

input stimuli With appropriate for a block with 120K transistors Takes 200 minutes

On an RS6000-590

Using their ACES simulation engine


They don't publish runtimes for Global Harmony..

P.43/50

Ron Ho, October 2001

Noise

Noise analysis: Macro Harmony 2



rsis: Macro Harmony 3 Noise analy

Doing the simulations for each and every node

- voltage levels, which may be degraded Establish base DC
- V_t drop from half-passgates
- allowed to run for a phase or so Leakage current,
- Ratioed logic
- ise Power supply
- Sensifize inputs
- for coupled noise (cap only; L in future?) Sensitize inputs
- for propagated noise (from previous node) Sensitize inputs
- for charge-sharing noise Sensitize inputs
- Find combined sensitization with largest output noise
- Constrain input sensitizations with hazard or mutex conds
- Use heuristics that understand CMOS, domino, passgate logic lure or success Calculate noise fail
- hen pretend it passed and keep going If failure, flag

Noise analysis: Macro Harmony 4

Assumptions

Full-rail signalling only

Gates replaced by grounded capacitors to partition CCCs

- Modelling noise sources

Ignore Miller coupling noise

Power supply noise equivalent to collapsed rails

Coupled noise voltages are generalized pulses

se simulation results in time-domain Superimpose all no

Linear behavior

unless we have timing/logic reasons not to Line the peaks up

At broken feedback loops, iterate

then calculate input noise and feedback Assume no noise, noise and re-feedback. Lather, rinse, repeat. Recalculate input


Noise analysis: Macro Harmony 5

Sensitizing inputs

Write logical constraints to figure out input vectors

 $f_{i,j}$ = the condition for a conducting channel between i and j

Will a coupling attack on high net D prop to a low net O? O,D . fD, Vdd . fD, Gnd fo, Gnd.



 $[d2,Gnd \cdot fd2,Vdd]I=0 \cdot [fO,Vdd]I=1$ A simplified version of the real constraint fo, Vdd . fd1,0

Constrain further w

ith mutex or complementary signals Noise Ron Ho, October 2001

Macro and Global Harmony Noise analysis:

reaches the end of the block When Macro Harmony

n equivalent resistor pullup/dn Models outputs with

equivalent grounded capacitors Models inputs with nto Global Harmony's net simulator Feeds these ports i

st coupling simulation engine Global Harmony is a fa Takes cumbersome RC networks and reduces them

Creates MIMO impedance macromodels

models in compressed binary tables Stores the macrol Uses these macromodels for global timing simulations also

Jses timing information to filter out attackers

P.48/50

ysis: Global Harmony Noise anal

For each global net, identify a complex of surrounding nets

Secondary nets excluded if their C_c/C_t is not large enough

their xcaps tied to ground Excluded nets have

eate representative matrices For this net complex, cr G (conductance), C (capacitance), and B (input/output)

Impedance macromodel $Z(s) = B^T(G + sC)^{-1}B$

Lots of matrix math. Vladimir would love this.

match the first few moments S=0 Expand around modelling high-frequency behavior with accurate enough... a model matched around DC, but Still has the problem of

Ron Ho, October 2001

P.49/50

Noise is bad but manageable

- Many different deterministic sources

able to wide-scale simulation analysis Some are not amen

ng techniques of static timing analysis Noise analysis is applyi

- Use the same global timing engine

d timing for accurate timing convergence Feed back noise an 3

Ron Ho, October 2001

Noise